Lecture 12: Pipelining

Topics

- **Example 1** Introduction to pipelining
	- Performance
- Pipelined datapath
	- **Design issues**
- **Hazards in pipeline**
	- **Types**
	- **Solutions**

For a program with **100 billion** instructions, Execution Time $= ?$

> add \$s0, \$s2, \$s3 and \$t0, \$s0, \$s1 or \$t1, \$s4, \$s0 sub \$t2, \$s0, \$s5

Pipelining is Natural! Laundry Example

- Use case scenario
	- **Ann**, **Brian**, **Cathy**, **Dave**
	- each has one load of clothes to **wash**, **dry**, **fold**, and **put away**
- **Load parameters**

Efficient organisation?

Sequential Laundry

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 3

Pipelined Laundry: Start work ASAP

Pipelining Lessons (Task, Resource)

- A way to parallelize: a load consists of **multiple** sub-tasks operating simultaneously using **different** resources (hardware equipments)
- **Pipelining in parallel: a load is processed over multiple steps (called** pipeline "stages" or "segments") using corresponding tools in parallel
- Pipelining doesn't help **latency** of single task; it helps **throughput** of entire workloads

- Potential speedup = **Number of pipe-stages** (Pipeline depth)
	- \blacksquare Ideal could be: **8hrs/2hrs=4**
- **Time to "fill"** pipeline and time to "**drain**" reduce speedup:
	- **Speedup in this example: 8hrs**/**3.5hrs=2.3**

Pipelining Lessons (Time cycles)

 Suppose new Folder takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?

/* see the last slide for answer */

- Pipeline rate is limited by the **slowest** pipeline stage
- Unbalanced lengths of pipe stages reduces speedup

Steps in Executing MIPS instruction instruction stages and hardware resources

- **1) IF**: Instruction Fetch (PC -> memory) Hardware: **I**nstruction **M**emory (**IM**)
- **2) ID**: Instruction Decode (Read Registers) Hardware: **R**egister **F**ile [read] (**RF**)
- **3) EX**: Execute (Perform Operation) Hardware: **ALU**
- **4) MEM**: Memory Access (for data) Hardware: **D**ata **M**emory (**DM**)
	- **Load: Read Data from Memory**
	- **Store: Write Data to Memory**
- **5) WB**: Write Back (Write Data to Register) Hardware: **R**egister **F**ile [write] (**RF**)

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 7 **To simplify pipeline, every instruction takes the same pipeline depth** (even if not needed; unused stages are NOP.); every stage has the same length.

Pipelined Execution Representation

Instr

Sequential

0 100 200 300 400 500 600 700 800 900 1000 1100 1200 1300 1400 1500 1600 1700 1800 1900

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 9 **To simplify pipeline, every instruction takes the same pipeline depth** (even if not needed; unused stages are NOP.); every stage has the same length.

Pipelined Datapath

- State transition: need for propagating state at the end of every **stage** to push the instruction through the pipeline.
- Pipeline registers: add registers between every **two stages** (used as state elements)

Pipeline registers

- Pipeline registers separate pipeline stages
- Names of registers: **names of two stages they separate** IF/ID, ID/EX, EX/MEM, MEM/WB. Why no register WB/IF?
- Wide enough to store all **data** (and **control** signals) passed between stages

Problems for Pipelining

 Limits to pipelining: hazards prevent next instruction from executing during its designated clock cycle

- Data hazard: **B, C, D** depends on the result of **A**.
- Possible solutions to data hazard :

Pipeline Hazards (conflicts)

Limits to pipelining: hazards prevent next instruction from executing during its designated clock cycle

Single Memory is a Structural Hazard

- Each instruction is fetched from memory
- 30% of instructions are load or store
- Not possible to access same memory twice in same clock pulse

Structural Hazards and Solutions

/* see the "Revision and quiz" slide for answer */

- Example:
	- **Each instruction is fetched from memory** $=$ **_________ memory access**
	- 30% of instructions are load or store = <u>______</u> memory access
	- \blacksquare Total no. of accesses calculated per cycle \blacksquare
	- Total no. of accesses expected per cycle $=$ $__$ no duplicated rsc
- Solution:
	- **Example 1 cachelers split into:**
		- instruction cache: **I-Cache**, and each instruction needs one read from I-cache
		- data cache: **D-Cache**
			- 30% instructions need access to D-cache
	- we can maintain CPI of 1

Data hazards

- Later instructions use the results of the earlier instructions (attempt to use an item before it is ready)
- **Solution: Compile-Time Hazard Elimination**
	- Insert enough nops for result to be ready
	- Or find other instructions which will logically fit between add and subsequent instructions (move independent instructions forward)

Data hazards

- Solution: Dynamic Hazard Elimination
	- Data forwarding: the result can be passed directly to the functional unit which needs it.

Data Forwarding

SrcB

Forward result to EX stage of subsequent instructions from either:

Nemory stage or Writeback stage of ADD

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 18

Forwarding can fail where **result** is not ready

Data hazards in Memory

- So far we considered data hazards limited to registers
- **There may also be data hazards in memory**
	- A cache miss may delay load or store instruction
	- Store and load instructions on the same address too close in time
		- Name dependency: only happens to use the same name
- **Three categories: Classification depending on order of reads and writes:**
	- **RAW read after write**
	- **NAR write after read**
	- **NAW write after write**

What about RAR read after read?

- **Solutions**
	- some machines enforce memory accesses strictly in program order
		- **this affects pipeline performance**
	- some allow a different order
		- **iour-** in general more hardware is required for control

Data hazards in Memory: RAW, WAR

- **RAW:** Write may not complete before read is attempted
- **This is the most common type of data hazard**
	- It is created by the logic of the program
	- **D** Obviously a value must be computed before it is used.
- **Forwarding can be used to overcome this hazard**
- **WAR**: the location is overwritten before read is completed
- **This type of data hazard is rare (Antidependences)**
	- **This can only occur if results are written early in the pipeline and** operands are read late in the pipeline. (only complex addressing modes require operands to be read late in the pipeline.)
- Register renaming can be used to overcome this hazard
	- A large no of architecture registers reduces name dependencies.

EXEDEE Instructions in the pipeline are fetched in order of the program

- This flow would change when there is a **branch**, or a **procedure call**
- **Branch penalty:** The pipeline has to stall until the address of the next instruction is determined
	- Resolve the condition of the branch
		- **Example 2** conditional branch only
	- **Calculate branch address**
		- conditional branch
		- unconditional branch
		- return from procedure
- \blacksquare In our pipeline
	- **When is branch address calculated?** LD stage (stage 2)
	- **When is condition evaluated?** EX stage (stage 3)
	- Uhat resources are used? [Adder], ALU

- **Solutions**
	- [**Stall when branch decoded**]: 3 cycles lost per branch! (too much waste as there are \sim 30% branch instructions)
	- **Delayed branches:** execute instructions not dependent on branch direction before the address is resolved

Predict Branch Not Taken (e.g. for selections):

- **47% branches not taken on average**
- Execution continued down the sequential path
- If branch taken, "squash/cancel" instructions in pipeline
- **Predict Branch Taken (e.g. for loops)**:
	- **53% MIPS branches taken on average**
	- Can't proceed until we know the branch address (**ID** stage)
- **Sophisticated branch prediction**: execute the "more likely" stream of instructions, and undo if guessed wrongly

- Delayed branches
	- Compilers move instruction that has no conflict with branch into delay slot
		- **Fills about 60% of branch delay slots**
		- About 80% of instructions executed in branch delay slots useful in computation
		- 48% (60% x 80%) of slots usefully filled
	- Where to get branch delay slot instructions?
		- **Before branch instruction**
		- From fall through
			- only valuable when branch-not-taken
		- From the target address only valuable when branch-taken

Original sequence add \$4 \$5 \$6 beq \$1 \$2 40 Reordered to this beq \$1 \$2 40 add \$4 \$5 \$6

- Predict-not-taken branch
	- **Execute successor instructions in sequence**
		- PC+4 already calculated, so use it to get next instruction
		- This scheme is simplest to implement
	- **Squash**" instructions in pipeline if branch taken
		- the instructions in IF, ID and EX stage are discarded
		- nothing has been written so far

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 25

- **Predict-taken branch (Early Branch Resolution)**
	- Can't proceed until we know the branch address (**ID** stage)
		- **MIPS still incurs one cycle branch penalty** [Penalty now is only one lost cycle]
	- **Makes sense if**
		- branch conditions are more complex and take longer to calculate

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 26

Static branch prediction

- can be performed by the compiler by hinting
	- all forward branches not-taken
	- all backward branches (loops) as taken
	- unrolling loops to decrease the frequency of branches
- can be based on program traces
	- for frequently executed programs we can determine which branches are more likely to be taken, and which more likely to be not taken

Dynamic branch prediction

- **Prediction is based on the run-time behaviour of the program**
	- Behaviour of the branch
	- **Behaviour of the preceding branches**
- Requires additional hardware to store this information
	- **Branch Prediction Buffer**
	- **Branch History Table**

[0x00400028] beq \$t1,\$t2,L

Branch Prediction Buffer

- A table indexed by the lower portion of the address of the branch instruction
	- Contains one bit per entry:
		- **Fig. 2** recently taken or not taken
		- like a cache but every access is a hit
	- The prediction MAY NOT be for the branch currently executed
		- **i** it depends how many entries in the table
		- more entries -> more hardware -> slower
	- start branch execution according to the prediction
		- \blacksquare if prediction correct continue
		- **if prediction incorrect**
			- invert the prediction bit and store in the table
			- cancel partially executed instructions
			- **start the proper sequence of instructions**

States in 1-bit prediction scheme

- **Performance for loops**
	- one misprediction on the last execution of the loop
	- one misprediction on the first execution of the loop (previous execution of this loop ended with branch not taken)
	- for example if the loop executed 10 times: 80% accuracy
	- For less regular branches
		- **n** much lower accuracy
		- may even be zero if the branch is alternately: not taken - taken

States in 2-bit prediction scheme

- Finite state automaton
	- \blacksquare the 2-bit value is a saturating "counter"
	- **increment on "taken"**
	- decrement on "not taken"
- Use 2 bits per entry instead of one
- \blacksquare Prediction must be wrong twice before it is changed
	- **i** if predicted taken start execution at target as soon as target is known
	- **i** if predicted not-taken continue sequential execution until direction
- Change prediction only if getting misprediction twice

Pipelined Performance Example

- SPECINT2000 benchmark:
	- \blacksquare 25% loads
	- 10% stores
	- -11% branches
	- \blacksquare 2% jumps
	- -52% R-type
- Suppose:
	- 40% of loads used by next instruction
	- 25% of branches mispredicted
	- All jumps flush next instruction
- What is the average CPI?
	- Load/Branch CPI = 1 when no stalling, 2 when stalling. Thus,
		- $\text{CPI}_{\text{low}} = 1(0.6) + 2(0.4) = 1.4$
		- CPIb_{eq} = 1(0.75) + 2(0.25) = 1.25
		- Average CPI = $(0.25)(1.4) + (0.1)(1) + (0.11)(1.25) + (0.02)(2) +$ $(0.52)(1) = 1.15$

For a program with **100 billion** instructions, Execution Time = ?

Pipelined Performance Example

- Pipelined processor critical path:
	- \mathbf{r} $T_c = 2(t_{RFread} + t_{\text{mux}} + t_{\text{eq}} + t_{\text{AND}} + t_{\text{mux}} + t_{\text{setup}})$ 2[150 + 25 + 40 + 15 + 25 + 20] ps **= 550 ps**

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 32

Pipelined Performance Example

- For a program with 100 billion instructions executing on a pipelined MIPS processor,
	- $CPI = 1.15$
	- \overline{U}_c = 550 ps
- Execution Time = (# instructions) \times CPI \times Tc
	- $= (100 \times 10^9)(1.15)(550 \times 10^{-12})$

 $= 63$ seconds

What is speedup?

Summary

- Pipelining is a fundamental concept
	- Multiple steps using distinct resources
	- Exploiting parallelism in instructions
- **No. 30x86)** What makes it easy? (MIPS vs. 80x86)
	- All instructions are the same length
		- \Rightarrow simple instruction fetch
	- Just a few instruction formats
		- \Rightarrow read registers before decode instruction
	- Memory operands only in loads and stores
		- \Rightarrow fewer pipeline stages
	- Data aligned \Rightarrow 1 memory access / load; 1 memory access / store
- What makes it hard?
	- Structural hazards: suppose we had only one cache?
		- ⇒ Need more HW resources
	- Control hazards: need to worry about branch instructions?
		- \Rightarrow Branch prediction, delayed branch
	- Data hazards: an instruction depends on results of a previous instruction?
		- \Rightarrow need forwarding, compiler scheduling

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 34

Revision and quiz

- ... How much faster is pipeline (slide 6)? Answer: 20min
- **50 So the latency is** $\frac{1250}{250}$ **ps; Time between instructions is** $\frac{250}{250}$ **ps**
- **EXECT:** List the steps for executing MIPS instructions through pipelining datapath. In addition, what functional hardware components are used?
- There are three types of pipeline hazards, what they are?
- … answer (slide 15): memory = 100% memory access store = 30% memory access per cycle $= 1.3$ er cycle = 1.0 no duplicated rsc
	- … answer (slide 17): Issue: The subsequent instructions need this value \$50 earlier ADD gets value of \$s0 after its stage: $EX stage$ (cycle 3) AND before its stage $\frac{EX \ \text{stage}}{(\text{cycle } 4)}$; OR in stage $\frac{EX \ \text{stage}}{(\text{cycle } 5)}$; SUB in stage $\frac{RF \ \text{stage}}{(\text{cycle } 5)}$
	- With the delayed branch strategy, getting instructions from 'fall through' is one solution. This solution is valuable only when branchnot-taken.

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 35 1) True 2) False

Recommended readings

PH6, §4.6-§4.9, P285-P337: Pipelining, Pipelined datapath, Hazards in pipeline PH5, §4.5-§4.8, P272-P325: Pipelining, Pipelined datapath, Hazards in pipeline PH4, §4.5-§4.8, P330-P385: Pipelining, Pipelined datapath, Hazards in pipeline

Text readings are listed in Teaching Schedule and Learning Guide

PH6 (PH5 & PH4 also suitable): check whether eBook available on library site

PH6: companion materials (e.g. online sections for further readings)

[https://www.elsevier.com/books-and](https://www.elsevier.com/books-and-journals/book-companion/9780128201091)journals/bookcompanion/9780128201091

PH5: companion materials (e.g. online sections for further readings) [http://booksite.elsevier.com/978012407](http://booksite.elsevier.com/9780124077263/?ISBN=9780124077263) 7263/?ISBN=9780124077263