





Computer Organisation COMP2008, Jamie Yana: i.vana@westernsvdnev.edu.

Computer Organisation COMP2008, Jamie Yang: j.yang@westernsydney.edu.au

24



78

Pipelined Performance Example

- For a program with 100 billion instructions executing on a pipelined MIPS processor,
 - CPI = 1.15
 - $T_c = 550 \text{ ps}$
- Execution Time = (# instructions) \times CPI \times Tc $= (100 \times 10^9)(1.15)(550 \times 10^{-12})$
 - = 63 seconds
- What is speedup?

Processor	Execution Time (seconds)	Speedup (single-cycle is baseline)
Single-cycle	95	1
Pipelined	63	1.51

Computer Organisation COMP2008, Jamie Yang: j.yang@westernsydney.edu.au



- Pipelining is a fundamental concept Multiple steps using distinct resources Exploiting parallelism in instructions What makes it easy? (MIPS vs. 80x86) All instructions are the same length \Rightarrow simple instruction fetch Just a few instruction formats \Rightarrow read registers before decode instruction Memory operands only in loads and stores \Rightarrow fewer pipeline stages Data aligned \Rightarrow 1 memory access / load; 1 memory access / store What makes it hard? Structural hazards: suppose we had only one cache? ⇒ Need more HW resources Control hazards: need to worry about branch instructions?
 - \Rightarrow Branch prediction, delayed branch Data hazards: an instruction depends on results of a previous instruction?
 - ⇒ need forwarding, compiler scheduling Computer Organisation COMP2008, Jamie Yang:

Revision and quiz

- ... How much faster is pipeline (slide 6)? Answer: 20min .
- So the latency is <u>1250</u> ps; Time between instructions is <u>250</u> ps
- List the steps for executing MIPS instructions through pipelining . datapath. In addition, what functional hardware components are used?
- There are three types of pipeline hazards, what they are?
- answer (slide 15): memory = 100% memory access store = _30% memory access per cycle = 1.3er cycle = 1.0 no duplicated rsc
 - answer (slide 17): Issue: The subsequent instructions need this value \$50 earlier ADD gets value of \$50 after its stage: <u>Ex stage</u> (cycle 3) AND before its stage <u>Ex stage</u>; JOR in stage <u>AP stage</u> (cycle 5)
- With the delayed branch strategy, getting instructions from 'fall through' is one solution. This solution is valuable only when branchnot-taken.

2) False monter Organisation COMP2008, Jamie Yang: <u>i.yang@westernsydney.edu.au</u> 1) True

35

33

34

