


# Lecture 11: Single Cycle Processor

## Topics

Design a single cycle processor: step-by-step

- Requirements of the instruction set
- Assembling a datapath using
  - Functional units
  - Other combinational and sequential elements
- Designing and assembling control



## Step 1: Requirements of the Instruction Set

- Memory
  - instruction & data (has to be separate in a single cycle datapath, can't have two reads from one memory)
- Registers
  - (32 x 32) - read **rs**, read **rt**, write **rt** or **rd**
- PC
  - add 4
  - add 4 and extended immediate (shifted left by 2)
  - add 4 and concatenate PC[31,28] || target || 00
- Sign Extender
  - To extend a 16-bit field to 32 bits
- Add, Sub, AND, OR operation (ALU)
  - two registers or
  - extended immediate and register
- Compare two registers
  - also a function of ALU


## Instruction Set and Functional Units

Computer Architecture = Instruction Set Architecture + Machine Organisation

Instruction set architecture defines:	Organisation defines:
Organisation of Programmable Storage	Capabilities & Performance
Data Types & Data Structures: Encodings & Representations	Characteristics of Principal Functional Units (e.g., Registers, ALU, Logic Units, ...)
Instruction Set: Instruction Formats, Modes of Addressing i.e. Accessing Data Items and Instructions, Exceptional Conditions	Interconnection of components, Information flow between components, Means by which such information flow is controlled

## Step 2: Components of the Datapath

- Storage Elements
  - register file (32 registers with 32 bits each)
  - PC (32-bit register)
  - instruction memory (32-bit words)
  - data memory (32-bit words)
- Combinational Elements
  - Adders
  - ALU
  - sign extender
  - MUX's
- Clocking methodology for storage (sequential) elements



## How to Design a Processor: step-by-step

1. Analyse instruction set → datapath requirements
  - the meaning of each instruction is given by the register transfers (we use Verilog notation for RTL - Register Transfer Language)
  - datapath must provide storage
  - and datapath must support transfer
2. Select a set of datapath components and establish clocking methodology
3. Assemble datapath to meet the requirements
4. Analyse implementation of each instruction
  - to determine setting of control points that trigger the register
5. Assemble the control logic

## Step 3: Assembling datapath


- Register Transfer Requirements for each instruction → Datapath Assembly
  - have to provide paths to enable transfers
- For example:
  - $PC \leftarrow (PC + 4) + (\text{sign\_ext}(\text{Imm16}) \parallel 00)$
  - needs a path from sign extender to PC and a path from output of PC to input of PC
- For running instructions
  - Instruction Fetch and Read Operands
    - Are the steps the same for each instruction?
  - Execute Operation and Store results
    - Are the steps the same for each instruction?

## Logical Register Transfers

inst	Register Transfers	
ADD	$R[rd] \leftarrow R[rs] + R[rt]$	$PC \leftarrow PC + 4$
SUB		
OR		
SLT	if ( $R[rs] < R[rt]$ ) then $R[rd] \leftarrow 1$ else $R[rd] \leftarrow 0$	$PC \leftarrow PC + 4$
LOAD	$R[rt] \leftarrow \text{MEM}[ R[rs] + \text{sign\_ext}(\text{Imm16}) ]$	$PC \leftarrow PC + 4$
STORE		
BEQ	if ( $R[rs] == R[rt]$ ) then $PC \leftarrow (PC + 4) + (\text{sign\_ext}(\text{Imm16}) \parallel 00)$ else $PC \leftarrow PC + 4$	
JUMP	$PC \leftarrow (PC+4)[31,28] \parallel \text{target} \parallel 00$	

## 3a: Overview of the Instruction Fetch Unit



- The common register transfer operations
  - Fetch the instruction using the Program Counter (PC) at the beginning of an instruction's execution
  - Update the program counter at the end of the instruction's execution



### 3b: Add, Subtract, logical, SLT

R[rd] ← R[rs] op R[rt] Example: add rd, rs, rt

Instruction from instruction memory - Mem[PC]



- MARS X-Ray shows the execution process dynamically.
- Logisim or logisim-evolution is also a good software to visualise execution stages over datapath.
- The MIPS simulator at [https://www3.ntu.edu.sg/home/smitha/FYP\\_Gerald/index.html](https://www3.ntu.edu.sg/home/smitha/FYP_Gerald/index.html) is also interesting.

### Computing ALUctr

- Multiple level of decoding
  - two bit ALUOp determined from opcode (bits 31-26):
    - 00 = lw, sw - always add
    - 01 = beq - always subtract
    - 10 = R-type - funct (bits 5-0) used to define operation

ALUOp		Funct field						Operation code (ALUctr)	Operation name
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0		
0	0	x	x	x	x	x	x	010	lw/sw
0	1	x	x	x	x	x	x	110	beq
1	x	x	x	0	0	0	0	010	R-Type
1	x	x	x	0	0	1	0	110	
1	x	x	x	0	1	0	0	000	
1	x	x	x	0	1	0	1	001	
1	x	x	x	1	0	1	0	111	


### RegWrite

- This control signal is asserted for all instructions which write to a register
  - all arithmetic and logical, load instruction



- It has to be negated (no write to register) for all others
  - branch on equal, jump, store instruction

$$\text{RegWrite} \leftarrow \text{if } ((\text{op} == \text{Store}) \parallel (\text{op} == \text{BEQ}) \parallel (\text{op} == \text{JUMP})) \text{ then } 0 \text{ else } 1$$

- RegWrite AND Clock
  - Register is only written on clock edge



### ALU Control Unit



### ALUctr

- The ALU control signal selects the operation in the ALU
- ALU 3-bit control input
  - 000 AND
  - 001 OR
  - 010 ADD
  - 110 SUB
  - 111 SLT (set-on-less-than)


- For LW (load) and SW (store) ALU is used to calculate the address
  - What operation is used?

$$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})]$$

- On BEQ (branch on equal) ALU is used to perform subtraction
  - why subtraction?
  - a = b means (a - b) = 0

### 3c: Load Operation

Two bit ALUOp: 00 = lw, sw - always be translated into 'add'





Instruction:	lw rt, rs, imm16
Address:	R[rs] + SignExt[imm16]
Register transfers:	R[rt] ← Mem[R[rs] + SignExt[imm16]]

ALUOp		Funct field						Operation code (ALUctr)	Operation name
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0		
0	0	x	x	x	x	x	x	010	[ADD]

### ALU Control Unit


- The ALU operation is determined by:

- The ALU Control Unit
  - Its output is: ALUctr control signal
  - How many bits are needed?
  - How about its input?



### Datapath for Load Operation

We use shorthand notation for write signals by not showing the clock.




## Control signals for lw

- New signals
  - $\text{RegDst} \leftarrow (\text{op} == \text{R-Type}) ? 1 : 0$ 
    - for load, destination register is **rt**
    - unlike in R-type instructions
    - the MUX is used to select
  - $\text{ALUSrc} \leftarrow (\text{op} == \text{R-Type} \parallel \text{op} == \text{BEQ}) ? 0 : 1$ 
    - for load, the source of the second ALU input is sign-extended immediate value
    - the MUX to select between the above and readRegister2
  - $\text{MemRead} \leftarrow (\text{op} == \text{Load}) ? 1 : 0$ 
    - the ALU output is used as an address for data memory
  - $\text{MemtoReg} \leftarrow (\text{op} == \text{Load}) ? 1 : 0$ 
    - selects memory as the source for register write
    - unlike all R-type instructions
    - The MUX to select between memory and ALU output
- Also needed
  - $\text{RegWrite} \leftarrow ((\text{op} == \text{Store}) \parallel (\text{op} == \text{BEQ}) \parallel (\text{op} == \text{JUMP})) ? 0 : 1$ 
    - Same as for R-type instructions
  - ALUctr**
    - Same as for R-type instructions
  - All other Write control signals deasserted

Computer Organisation COMP2008, Jamie Yang: [Lyang@westernsydney.edu.au](mailto:Lyang@westernsydney.edu.au)

17

## 3e: The Branch Instruction



Instruction: **beq** rs, rt, imm16

Operation:  
Zero  $\leftarrow R[rs] == R[rt]$


if (Zero)  
PC  $\leftarrow PC + 4 + (\text{SignExt}(imm16) \ll 2)$   
else  
PC  $\leftarrow PC + 4$

Computer Organisation COMP2008, Jamie Yang: [Lyang@westernsydney.edu.au](mailto:Lyang@westernsydney.edu.au)

21

## 3d: Store Operation

Two bit ALUOp: **00** = lw, sw - always 'add'



Instruction:	<b>sw</b> rt, rs, imm16
Address:	$R[rs] + \text{SignExt}[imm16]$
Register transfers:	$\text{Mem}[R[rs] + \text{SignExt}[imm16]] \leftarrow R[rt]$


ALUOp		Funcnt field						Operation code (normalized)	Operation name
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0		
<b>0</b>	<b>0</b>	x	x	x	x	x	x	<b>010</b>	[ADD]

Computer Organisation COMP2008, Jamie Yang: [Lyang@westernsydney.edu.au](mailto:Lyang@westernsydney.edu.au)

18

## Datapath for Branch Operations

beq rs, rt, imm16 Datapath generates condition (zero)




- MARS X-Ray shows the execution process dynamically.
- Logisim or logisim-evolution is also a good software to visualise execution stages over datapath.
- The MIPS simulator at [https://www3.ntu.edu.sg/home/Smith/FYP\\_Gerald/index.html](https://www3.ntu.edu.sg/home/Smith/FYP_Gerald/index.html) is also interesting.

Computer Organisation COMP2008, Jamie Yang: [Lyang@westernsydney.edu.au](mailto:Lyang@westernsydney.edu.au)

22

## Datapath for Store Operation




Computer Organisation COMP2008, Jamie Yang: [Lyang@westernsydney.edu.au](mailto:Lyang@westernsydney.edu.au)

19

## Control signals for branch

- New signals
  - $\text{Branch} \leftarrow (\text{op} == \text{BEQ})$
  - Zero
    - Produced by ALU if ALU result is zero ie. Registers are equal when subtracted
  - PCSrc
    - $\text{PCSrc} := \text{Zero} \text{ AND } \text{Branch}$  meaning that PCsrc is asserted if it is a Branch instruction and ALU result is zero (Zero = 1 signal is true)
- Also needed
  - ALUctr**
    - Same as for R-type instructions to enforce subtraction
  - All Write control signals deasserted




Computer Organisation COMP2008, Jamie Yang: [Lyang@westernsydney.edu.au](mailto:Lyang@westernsydney.edu.au)

23

## Control signals for sw


- New signals **MemWrite**  $\leftarrow (\text{op} == \text{Store})$ 
  - if asserted
    - the content of register **rt** is written to memory at the address calculated by the ALU
  - if not asserted (as in ALL other instructions)
    - the content of memory does not change
- MemWrite AND Clock**
- Also needed
  - ALUctr**
    - Same as for R-type instructions
  - ALUSrc**
    - Same as for lw to calculate the address
  - All other Write control signals deasserted




Computer Organisation COMP2008, Jamie Yang: [Lyang@westernsydney.edu.au](mailto:Lyang@westernsydney.edu.au)

20

## Putting it All Together: A Single Cycle Datapath



# What about JUMP?




# Step 5: Logic for each control signal

- Jump  $\leftarrow (op == \text{Jump})$
- PCSrc  $\leftarrow \text{if } (op == \text{BEQ}) \text{ then subject to Zero else } 0$
- Branch  $\leftarrow (op == \text{BEQ})$
- PCSrc  $\leftarrow \text{Branch AND Zero}$  (Zero is the signal from ALU)
- ALUSrc  $\leftarrow \text{if } (op == \text{R-Type} || op == \text{BEQ}) \text{ then } 0 \text{ ("reg2")} \text{ else } 1 \text{ ("imm32")}$
- ALUctr  $\leftarrow \text{if } (op == \text{R-Type}) \text{ then } \text{func}$   
 elseif  $(op == \text{BEQ})$  then "sub" else "add"
- MemRead  $\leftarrow (op == \text{Load})$
- MemWrite  $\leftarrow (op == \text{Store})$
- MemtoReg  $\leftarrow (op == \text{Load})$
- RegWrite  $\leftarrow ((op == \text{Store}) || (op == \text{BEQ}) || (op == \text{JUMP})) ? 0 : 1$
- RegDst  $\leftarrow (op == \text{R-Type})$

# Complete datapath

Refer to FIGURE 4.24




# Complete control unit

OP (5:0)	INSTRUCTION	CONTROL OUTPUTS								
		REGWR	ALUSRC	MEMWR	MEMRD	MEMWR	BRANCH	JUMP	ALUOP(3:0)	
000000	Rtype	1	0	0	1	0	0	0	0	110
0010000	Andi	0	1	0	1	0	0	0	0	100
1000111	Lw	0	1	1	1	0	0	0	0	100
1010111	Sw	X	1	X	0	0	1	0	0	100
000100	Beq	X	0	X	0	0	0	1	0	01
000010	J	X	X	X	0	0	0	0	0	100

The controller must also generate four ALUCONTROL signals using the FUNCT input and ALUOP output:

ALUOP(3:0)	FUNCT(3:0)	ALUCONTROL(3:0)
00	XXXX	0010
01	XXXX	0110
1X	0000	0010
1X	0010	0110
1X	0100	0000
1X	0101	0001
1X	1010	0111

# Step 4: Given Datapath: RTL → Control




# Control signal table

Operation	RegDst	RegWrite	ALUSrc	ALUctr	MemWrite	MemRead	MemtoReg
add	1	1	0	010	0	0	0
sub	1	1	0	110	0	0	0
and	1	1	0	000	0	0	0
or	1	1	0	001	0	0	0
slt	1	1	0	111	0	0	0
lw	0	1	1	010	0	1	1
sw	X	0	1	010	1	0	X
beq	X	0	0	110	0	0	X



- sw and beq are the only instructions that do not write any registers.
- lw and sw are the only instructions that use the constant field. They also depend on the ALU to compute the effective memory address.
- ALUctr for R-type instructions depends on the instructions' func field.
- The PCSrc control signal (not listed) should be set if the instruction is beq and the ALU's Zero output is true.

# Complete control unit



# Drawback of this Single Cycle Processor

- Execution Time = Insts \* CPI \* Cycle Time
- Processor design (datapath and control) will determine:
  - Clock cycle time
  - Clock cycles per instruction
- Single cycle processor:
  - Advantage: CPI = 1
  - Disadvantage: long cycle time




## Drawback of this Single Cycle Processor

- Long cycle time:
  - Cycle time must be long enough for **WHICH? instruction:**
    - Instruction Memory Access Time +
    - Register File Access Time +
    - ALU Delay (address calculation) +
    - Data Memory Access Time +
    - Register File Setup Time +
    - Clock Skew (\*)
  - (\*) difference in time for clock signal to reach state elements
- If the cycle time is long enough for the longest instruction, it is long enough for all other instructions
  - All instructions take as much time as the slowest.


## Solution to single cycle problems

- Single Cycle Problems:
  - What if we had a more complicated instruction like floating point operation?
- Possible Solution:
  - use a "smaller" cycle time
  - have different instructions take different numbers of cycles
  - a "multicycle" datapath in Pipelining



## Revision and quiz

- It's important to understand an instruction in its mnemonic format, encoding format, register transfer representation, and corresponding datapath assembling. Use Load operation as an example to illustrate your understanding.
- The following drawing is correct.
  - True
  - False



- The sw instruction doesn't write any registers.
  - True
  - False

## Recommended readings

General Data	<a href="#">Unit Outline</a>   <a href="#">Learning Guide</a>   <a href="#">Teaching Schedule</a>   <a href="#">Aligning Assessments</a>
Extra Materials	<a href="#">ascii_chart.pdf</a>   <a href="#">bias_representation.pdf</a>   <a href="#">HP_AppA.pdf</a>   <a href="#">Instruction decoding.pdf</a>   <a href="#">masking_help.pdf</a>   <a href="#">PCSpim.pdf</a>   <a href="#">PCSpim Portable Version</a>   <a href="#">Library materials</a>

PH6, §4.1-§4.4, P256-P284: The processor  
 PH5, §4.1-§4.4, P244-P272: The processor  
 PH4, §4.1-§4.4, P300-P329: The processor

Text readings are listed in Teaching Schedule and Learning Guide

PH6 (PH5 & PH4 also suitable): check whether eBook available on library site

PH6: companion materials (e.g. online sections for further readings)

<https://www.elsevier.com/books-and-journals/book-companion/9780128201091>

PH5: companion materials (e.g. online sections for further readings)

<http://booksite.elsevier.com/9780124077263/?ISBN=9780124077263>