#### Lecture 10: ALU

# **Topics**

- **Minimising Boolean expressions** 
	- **Using Karnaugh maps**
- ALU (Arithmetic Logic Unit)
- **ALU design and implementation** 
	- 1-bit ALU
	- 32-bit ALU

#### SONGS ABOUT COMPUTER SCIENCE

…COMPUTER SCIENCE MAJOR? Written by Emmanuel Schanzer To the tune of: Hotel California http://www.cs.utexas.edu/users/walter/cssongbook/digital\_logic.html

… … My mind is completely twisted My brain's completely snapped By these logic gates and Turing machines And those **Karnaugh maps** Registers dance in memory Clobbering the temps Some values you remember Some values you forget So I called up the professor Can I have more time? He said I haven't given an extension here since 1969 … …

## Building blocks revisited

- We will build ALU using four hardware building blocks:
- **1.** AND gate  $(c = a \cdot b)$











**3. Inverter**  $(c = a)$ 





**4. Multiplexor** (Mux) (if  $d = 0$ ,  $c = a$ ; else  $c = b$ )





## Minimising Boolean expressions

- Before we start building ALU, consider how to minimise logic expressions in easy way, and implement circuits with as few logic gates as possible.
- **For example, soon we will see that Carry Out formula expressed as a sum of products** is (to be explained later):

CarryOut =  $(A^{\prime*}B^{\prime*}CarryIn) + (A^{\prime*}B^{\prime*}CarryIn) + (A^{\prime*}B^{\prime*}CarryIn') +$ (A\*B\*CarryIn)

…happens to be equivalent of:

#### **CarryOut = (B\*CarryIn) + (A\*CarryIn) + (A\*B)**

- But: the above simplification is not immediately obvious.
- Logic minimising tool which we will use is known as:

#### **Karnaugh maps.**

## Karnaugh maps



- Sum of Products y=y<sub>0</sub>•abc'+y<sub>1</sub>•abc+y<sub>2</sub>•ab'c+y<sub>3</sub>•ab'c'+ ...
- Use **Truth Table** to determine **y0, y1, …**
- Use **Karnaugh maps** (or **K-maps**) to simplify the expression

### Karnaugh maps: [I] State Sets

State Sets for 2, 3 and 4-variable functions [**a' stands for NOT a**]



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 5

## Karnaugh maps: [II] Truth Table

- Truth Tables
	- **EXECUTE:** determined by the internal functions



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 6

## Karnaugh maps: Simple mapping examples



#### Karnaugh maps: Grouping for simplification

- Rules of grouping:
	- of 1s
	- side by side





- **Rules of simplification** 
	- "A change of one variable when crossing a horizontal or vertical boundaries of cells"
	- Walk through a group
	- Invariables survive; changed ones eliminated
	- **Sum of net results of all groups (clusters)**

#### Karnaugh maps: Grouping for simplification



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 9

#### Karnaugh maps: Grouping for simplification



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 10

# How to build ALU [Arithmetic Logical Unit]

- 1-bit building blocks ready to implement, but MIPS word is 32 bits wide.
- **Solution:** Carrvin Build 32 separate 1-bit ALUs Carryln Build separate hardware blocks for each task аO ALU0 bŪ Perform all operations in parallel CarryOul Use a mux to chose operations Carryln a1 ALU1 b1

#### **A cascaded view of 4-bit 'Full Adder'**





Operation

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 11

# More about muxes

- Have **data** bits and **control** bits (data lines and control lines )
- Control bits select which data bit will pass through: all others are blocked
- In general:
	- 1 control bit selects between 2 data bits,
	- 2 control bits select between 4 data bits,
	- . . .
	- n control bits select between  $2<sup>n</sup>$  data bits
- We can build a mux of any size to serve our purpose



# Build Logical Operations

- $\blacksquare$  ALU  $=$ Logical Functions: AND, OR Arithmetic Operations  $\begin{bmatrix} \end{bmatrix}$  Adder Subtraction
- **FIRST: Logical Functions** 
	- the easiest to implement, they map directly into the hardware

… …

- 1-bit logical block for AND and OR:
	- **Mux control line Operation=0 selects a AND b**
	- **Mux control line Operation=1 selects a OR b**



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 13

## Build 1-bit Adder: Theory

- Each bit of addition has
	- Three input bits: **A<sup>i</sup> B<sup>i</sup> CarryIn<sup>i</sup>**
	- Two output bits: **Sum<sup>i</sup> CarryOut<sup>i</sup>**

( **CarryIni+1 = CarryOut<sup>i</sup>** )



# Build 1-bit Adder: implementation

- Full adder, also called a (3,2) adder: 3 inputs and 2 outputs
- $\blacksquare$  Half adder, also called (2,2) adder has only 2 inputs, a and b.



- **STEPS to implement the adder:** 
	- 1. Construct the circuit for Sum
	- 2. Construct the circuit for CarryOut
	- 3. Connect (1) and (2) together

# 1-bit Full Adder: truth table and formula



# 1-bit Full Adder: the Sum formula

- Can we simplify/minimise logic formulas for CarryOut and Sum for building the circuit using logic gates?
- Karnaugh table of the Sum formula: ... grouping 1s



**Sum=(A'\*B'\*CarryIn) + (A'\*B\*CarryIn') + (A\*B'\*CarryIn') + (A\*B\*CarryIn)**



# 1-bit Full Adder: the CarryOut formula

Karnaugh table of the CarryOut formula: ... grouping 1s



#### **CarryOut**

**=(A'\*B\*CarryIn) + (A\*B'\*CarryIn) + (A\*B\*CarryIn') + (A\*B\*CarryIn) =(B\*CarryIn) + (A\*CarryIn) + (A\*B)**

a  
\n
$$
\begin{array}{|c|c|c|c|c|}\n\hline\nb & b' & b' \\
\hline\na' & abc' & ab'c & ab'c' \\
\hline\na' & abc' & a'b' & a'b'c'\n\end{array}
$$

## 1-bit Full Adder: formula -> circuit construction

Sum=(A'\*B'\*CarryIn) + (A'\*B\*CarryIn') + (A\*B'\*CarryIn') + (A\*B\*CarryIn)

■ For Sum ■ For CarryOut

Carryln

a





b CarryOut Digital circuit simulator: <https://circuitverse.org/>

## 1-bit Full Adder: integrated circuit construction



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 20

### ALU: Adder and Logical operations



## Subtraction 1/3

- **Subtraction: adding the negative version of an operand.**
- Recall two's complement numbers: to create a negative number we need to:



## Subtraction 2/3

- **Notice that, the least** significant bit still has CarryIn signal, which is never used for addition
- **How CarryIn for ALU0 differs** from other CarryIns?
	- Initial CarryIn vs. Intermediate CarryIns.
	- Initial CarryIn can be set at will
- $\blacksquare$  If we set the Initial CarryIn bit to 1 instead of 0, we get:  $a+b+1$



## Subtraction 3/3

 What happens if we now use Binvert for invert b and set the Initial CarryIn (at the least significant bit) to 1?

The adder calculates:  $a+\overline{b}+1 = a+(\overline{b}+1) = a+(-b)=a-b$ 

**This simplicity of hardware implementation of a two's complement** adder is good illustration why two's complement representation is commonly used for integer computer arithmetics!



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 24

#### ALU structure so far



- **Deparations: AND OR ADD SUB**
- Control lines: 000 001 010 110





Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 26

#### Set on less than (slt) support

- slt rd, rs, rt 1 if ( $rs < rt$ ) rd :=  $\begin{array}{c} 1 \\ 0 \\ 0 \end{array}$  else if (rs-rt) <0 rd: 0000 0000 0000 0000 0000 0000 0000 000r else Less LSB **10** .. **MSB** [determines the sign]
	- **IMPLEMENT THE IGEA IN ALU** 
		- modify 1-bit ALU for the most significant bit (ALU31 for bit 31):
			- a new output line (**Set**  1 bit**)** used only for slt
			- (by the way we added overflow detection logic, also associated with this bit)
		- new input line (**Less** 32 bits) goes directly to mux
		- New control line (111) for slt

## ALU with slt support

**LSB (ALU0)**





#### Branch support

- Conditional branch instructions switch either if two registers are equal, or if they are not equal:
	- beq register1, register2, label (example: beq \$s4,\$s2, LABEL1)
	- bne register1, register2, label (example: bne \$s1,\$s3, L7)
- How to test that contents of two register is equal?
	- $a = b$  means  $(a b) = 0$
- How to implement the above:
	- **Subtract b from a**
	- Add hardware to test if the result is zero
		- OR all the outputs together, and invert the output:

 $Zero = (Result1 + Result2 + .. + Result31)$ 

variable  $\begin{cases} 1 \text{ (true)} \text{ if } (a - b) = 0 \text{ holds} \\ 0 \text{ (false)} \text{ else} \end{cases}$ 0 (false) else

Next slide show additional hardware for branch support :

## 32-bit ALU with branch support



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 30

## Shift instructions

- **N** What is left:
	- **I.** logical and arithmetic shifts sll, srl, sra
		- Need a new data line for a shifter (L and R)?
		- however shifters are much more easily implemented outside the ALU.
- 1-bit ALU: integrated block notation

ALU operation



Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 31

# Revision and quiz

**Given the following Karnaugh** map. The output can be expressed by out  $=c'$ .



In 1-bit full Adder, the circuit construction for 'CarryOut' is correct:



 How ALU is used to support the branch instruction? beq register1, register2, label

# Recommended readings

**General Data** UnitOutline | LearningGuide | Teaching Schedule | Aligning Assessments ascii\_chart.pdf | bias\_representation.pdf | HP\_AppA.pdf | instruction decoding.pdf | masking help.pdf | PCSpim.pdf | **Extra Materials PCSpim Portable Version | Library materials** 

PH6: Appendix B: The Basics of Logic Design PH5: Appendix B: The Basics of Logic Design PH4: Appendix C: The Basics of Logic Design Text readings are listed in Teaching Schedule and Learning Guide

PH6 (PH5 & PH4 also suitable): check whether eBook available on library site

PH6: companion materials (e.g. online sections for further readings)

[https://www.elsevier.com/books-and](https://www.elsevier.com/books-and-journals/book-companion/9780128201091)journals/bookcompanion/9780128201091

PH5: companion materials (e.g. online sections for further readings) [http://booksite.elsevier.com/978012407](http://booksite.elsevier.com/9780124077263/?ISBN=9780124077263) 7263/?ISBN=9780124077263