Lecture 10: ALU

Topics

- Minimising Boolean expressions
 - Using Karnaugh maps
- ALU (Arithmetic Logic Unit)
- ALU design and implementation
 - 1-bit ALU
 - 32-bit ALU

SONGS ABOUT COMPUTER SCIENCE

.COMPUTER SCIENCE MAJOR? Written by Emmanuel Schanzer To the tune of: Hotel California http://www.cs.utexas.edu/users/walter/cssongbook/digital_logic.html

My mind is completely twisted My brain's completely snapped By these logic gates and Turing machines And those **Karnaugh maps** Registers dance in memory Clobbering the temps Some values you remember Some values you remember Some values you forget So I called up the professor Can I have more time? He said I haven't given an extension here since 1969

Building blocks revisited

- We will build ALU using four hardware building blocks:
- **1. AND** gate (c = a b)



а	b	c = a · b
0	0	0
0	1	0
1	0	0
1	1	1

2. UR yate $(C - a + D)$	2.	OR	gate	(c =	a +	b)
---------------------------------	----	----	------	------	-----	----



а	b	c = a + b
0	0	0
0	1	1
1	0	1
1	1	1

3. Inverter (c = a)





4.	Multiplexor (Mux)		
	(if $d = = 0$, $c = a$;		
	else $c = b$)		



d	С
0	а
1	b

Minimising Boolean expressions

- Before we start building ALU, consider how to minimise logic expressions in easy way, and implement circuits with as few logic gates as possible.
- For example, soon we will see that Carry Out formula expressed as a sum of products is (to be explained later):

CarryOut = (A'*B*CarryIn) + (A*B'*CarryIn) + (A*B*CarryIn') + (A*B*CarryIn)

...happens to be equivalent of:

CarryOut = (B*CarryIn) + (A*CarryIn) + (A*B)

- But: the above simplification is not immediately obvious.
- Logic minimising tool which we will use is known as:

Karnaugh maps.

Karnaugh maps



- Sum of Products $y=y_0 \cdot abc'+y_1 \cdot abc+y_2 \cdot ab'c+y_3 \cdot ab'c'+ ...$
- Use Truth Table to determine y₀, y₁, ...
- Use Karnaugh maps (or K-maps) to simplify the expression

Karnaugh maps: [I] State Sets

State Sets for 2, 3 and 4-variable functions [a' stands for NOT a]



Karnaugh maps: [II] Truth Table

- Truth Tables
 - determined by the internal functions



Karnaugh maps: Simple mapping examples



Karnaugh maps: Grouping for simplification

- Rules of grouping:
 - of 1s
 - side by side





- Rules of simplification
 - "A change of one variable when crossing a horizontal or vertical boundaries of cells"
 - Walk through a group
 - Invariables survive; changed ones eliminated
 - Sum of net results of all groups (clusters)

Karnaugh maps: Grouping for simplification



Karnaugh maps: Grouping for simplification



How to build ALU [Arithmetic Logical Unit]

- 1-bit building blocks ready to implement, but MIPS word is 32 bits wide.
- Solution: Carrvin Operation Build 32 separate 1-bit ALUs CarryIn Build separate hardware blocks for each task a0 ALU0 b0CarryOut Perform all operations in parallel Use a mux to chose operations Carrvin a1 ALU1 b1







More about muxes

- Have data bits and control bits (data lines and control lines)
- Control bits select which data bit will pass through: all others are blocked
- In general:
 - 1 control bit selects between 2 data bits,
 - 2 control bits select between 4 data bits,
 - • •
 - n control bits select between 2ⁿ data bits
- We can build a mux of any size to serve our purpose



Build Logical Operations

- ALU = $\begin{cases} Logical Functions: AND, OR \\ Arithmetic Operations \\ Subtraction \end{cases}$
- FIRST: Logical Functions
 - the easiest to implement, they map directly into the hardware
 - 1-bit logical block for AND and OR:
 - Mux control line Operation=0 selects a AND b
 - Mux control line Operation=1 selects a OR b



Build 1-bit Adder: Theory

- Each bit of addition has
 - Three input bits: A_i B_i CarryIn_i
 - Two output bits: Sum_i CarryOut_i

(CarryIn_{i+1} = CarryOut_i)



Build 1-bit Adder: implementation

- Full adder, also called a (3,2) adder: 3 inputs and 2 outputs
- Half adder, also called (2,2) adder has only 2 inputs, a and b.



- STEPS to implement the adder:
 - 1. Construct the circuit for Sum
 - 2. Construct the circuit for CarryOut
 - 3. Connect (1) and (2) together

1-bit Full Adder: truth table and formula



1-bit Full Adder: the Sum formula

- Can we simplify/minimise logic formulas for CarryOut and Sum for building the circuit using logic gates?
- Karnaugh table of the Sum formula: ... grouping 1s



Sum=(A'*B'*CarryIn) + (A'*B*CarryIn') + (A*B'*CarryIn') + (A*B*CarryIn)



1-bit Full Adder: the CarryOut formula

• Karnaugh table of the CarryOut formula: ... grouping 1s



CarryOut

=(A'*B*CarryIn) + (A*B'*CarryIn) + (A*B*CarryIn') + (A*B*CarryIn) =(B*CarryIn) + (A*CarryIn) + (A*B)



1-bit Full Adder: formula -> circuit construction

• For Sum

Sum=(A'*B'*CarryIn) + (A'*B*CarryIn') + (A*B'*CarryIn') + (A*B*CarryIn) For CarryOut

```
CarryOut=(B*CarryIn) +
(A*CarryIn) +
(A*B)
```





1-bit Full Adder: integrated circuit construction



ALU: Adder and Logical operations



Computer Organisation COMP2008, Jamie Yang: j.yang@westernsydney.edu.au

Subtraction 1/3

- Subtraction: adding the negative version of an operand.
- Recall two's complement numbers: to create a negative number we need to:



Subtraction 2/3

- Notice that, the least significant bit still has CarryIn signal, which is never used for addition
- How CarryIn for ALU0 differs from other CarryIns?
 - Initial CarryIn vs. Intermediate CarryIns.
 - Initial CarryIn can be set at will
- If we set the Initial CarryIn bit to 1 instead of 0, we get: a+b+1



Subtraction 3/3

What happens if we now use Binvert for invert b and set the Initial CarryIn (at the least significant bit) to 1?

• The adder calculates: a+b+1 = a+(b+1) = a+(-b)=a-b

 This simplicity of hardware implementation of a two's complement adder is good illustration why two's complement representation is commonly used for integer computer arithmetics!



Computer Organisation COMP2008, Jamie Yang: j.yang@westernsydney.edu.au

ALU structure so far



- Operations: AND OR ADD SUB
- Control lines: 000 001 010 110





Set on less than (slt) support

Implement the idea in ALU
$$rd := \int_{0}^{1} \frac{1}{1} if (rs < rt) \\ 0 else$$

$$rd : 0000 0000 0000 0000 0000 0000 000r \rightarrow \begin{cases} r=1 & if (rs-rt) < 0 \\ r=0 & else \\ \end{bmatrix}$$

- Implement the Idea in ALU
 - modify 1-bit ALU for the most significant bit (ALU31 for bit 31):
 - a new output line (**Set** 1 bit) used only for slt
 - (by the way we added overflow detection logic, also associated with this bit)
 - new input line (Less 32 bits) goes directly to mux
 - New control line (111) for slt

ALU with slt support

LSB (ALU0)





Branch support

- Conditional branch instructions switch either if two registers are equal, or if they are not equal:
 - beq register1, register2, label (example: beq \$s4,\$s2, LABEL1)
 - bne register1, register2, label (example: bne \$\$1,\$\$3, L7)
- How to test that contents of two register is equal?

■ a = b means (a − b) = 0

- How to implement the above:
 - Subtract b from a
 - Add hardware to test if the result is zero
 - OR all the outputs together, and invert the output:

Zero = (Result1 + Result2 + .. + Result31)

variable $\begin{cases} 1 (true) & \text{if } (a - b) = 0 \text{ holds} \\ 0 (false) & \text{else} \end{cases}$

Next slide show additional hardware for branch support :

32-bit ALU with branch support



Shift instructions

- What is left:
 - logical and arithmetic shifts sll, srl, sra
 - Need a new data line for a shifter (L and R)?
 - however shifters are much more easily implemented outside the ALU.
- 1-bit ALU: integrated block notation

ALU operation



Revision and quiz

 Given the following Karnaugh map. The output can be expressed by out = c'.



 In 1-bit full Adder, the circuit construction for `CarryOut' is correct:



 How ALU is used to support the branch instruction? beq register1, register2, label

Recommended readings

 General Data
 UnitOutline | LearningGuide | Teaching Schedule | Aligning Assessments

 Extra Materials
 ascii_chart.pdf | bias_representation.pdf | HP_AppA.pdf | instruction decoding.pdf | masking help.pdf | PCSpim.pdf | PCSpim Portable Version | Library materials

PH6: Appendix B: The Basics of Logic Design PH5: Appendix B: The Basics of Logic Design PH4: Appendix C: The Basics of Logic Design Text readings are listed in Teaching Schedule and Learning Guide

PH6 (PH5 & PH4 also suitable): check whether eBook available on library site

PH6: companion materials (e.g. online sections for further readings)

https://www.elsevier.com/books-andjournals/bookcompanion/9780128201091

PH5: companion materials (e.g. online sections for further readings) http://booksite.elsevier.com/978012407 7263/?ISBN=9780124077263