Lecture 7: I/O and Exceptions

Topics

- Kernel/User mode
	- **Software (OS) support**

I/O Devices: Examples and Speeds

Processor - I/O Speed Mismatch

- 500 MHz microprocessor can execute a 500 million load or store instructions per second, or 2,000,000 KB/s data rate
- \Box 3 GHz microprocessor \Box 3,000 million load or store instructions per second, etc…
- I/O devices from 0.01 KB/s to 50,000 KB/s and more
- Input: device may not be ready to send data as fast as the processor loads it
	- **Also, might be waiting for** human to act
- Output: device may not be ready to accept data as fast as processor stores it
	- What to do?

Multiple Concurrent Data Transfers

What we Need to Make I/O Work?

- A way to connect many types of Devices to the Proc-Mem
	- Old bus standards disappear (ISA), or are slowly fading away (USB 1, parallel printer, AGP) , while new are appearing (USB 2, 3, improved PCI 3, PCI Express, etc.)
- \blacksquare A way to control these devices, respond to them, and transfer data
	- Device registers
	- **Memory mapping**
	- \blacksquare I/O instructions
	- Polling vs. interrupt
- A way to present them to user programs so they are useful
	- **API, files**

API, Files

Operating System

Interface: Device Registers

- Path to device generally has 2 registers:
	- One register says its OK to read/write (I/O ready),
	- Another register to contain data,
	- **Usually called: Control Register and Data** Register [device registers in pairs]
- Processor reads from **Control Register** in loop, waiting for device to set Ready-bit in Control-Reg to signal its OK ($0 \Rightarrow 1$)
- **Processor then loads from (input) or writes** to (output) **Data-register**
	- **Load from Data Register/Store into Data Register**
	- Reset Ready bit $(1 \Rightarrow 0)$ of Control Register

Operation: I/O mapped vs. Memory mapped

- **Instruction Set Architecture for I/O**
	- Some machines have special Input and Output instructions
- **Alternative model**
	- **Input: simply reads a sequence of bytes**
	- **Dutput: simply writes a sequence of bytes**
- **No. 2018** With Memory Mapped I/O
	- **EXEDENCE CONTER** Memory also a sequence of bytes, so use:
		- Loads -> input
		- Stores ->output
	- **Notai** When such address is encountered in the program it is the register which is accessed

Memory Mapped Input/Output

- **Memory mapped device**
	- **Control and Data registers are assigned** memory addresses; A portion of the address space dedicated to communication paths to I/O devices
	- When such address is encountered in the program it is the register which is accessed (not the memory content)
- Real MIPS processor can support many devices; SPIM simulates one I/O device: memory-mapped terminal (keyboard + display)
	- Read from keyboard (receiver); 2 device regs
	- Writes to terminal (transmitter); 2 device regs

Memory Mapped I/O: SPIM I/O Simulation

- Certain addresses are not regular memory
- Instead: they correspond to registers in I/O devices

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 9

Memory Mapped I/O: SPIM I/O Simulation

- Control register rightmost bit (bit-0): Ready
	- It cannot be changed by processor (just like \$0)
	- **Receiver**: Ready==1 means character in Data Register arrived but not yet been read;
		- $1 \Rightarrow 0$ when data is read from Data Register
	- **Transmitter:** Ready==1 means transmitter is ready to accept a new character;
		- $0 \Rightarrow$ Transmitter still busy writing last char
- Data register rightmost byte has data
	- **Receiver:** last char from keyboard; rest $= 0$
	- **Transmitter:** when rightmost byte written, writes character to display

Polling (or programmed I/O): Processor Checks Status before Acting

- Processor reads from **mapped Control Reg** in loop, waiting for device to set Ready-bit in Control Reg to signal its OK ($0 \Rightarrow 1$)
- **Processor then loads from (input)** or writes to (output) **mapped Data Reg**
	- Reset Ready bit $(1 \Rightarrow 0)$ of Control Register
- **Advantage:**
	- **Simple: processor is totally in** control and does all
- Disadvantage:
	- **Polling overhead can consume** a lot of CPU time

busy wait loop; not an efficient way to use the CPU unless the device is very fast!

checks for I/O completion can be dispersed among computation intensive code

Implementation: I/O Polling Example

Input: Read from keyboard into \$v0

lui \$t0,0xffff # ffff0000 Waitloop1: lw \$t1,**0**(\$t0) # receiver control andi \$t1,\$t1,0x0001 beq \$t1,\$zero,Waitloop1 lw \$v0, **4**(\$t0) # receiver data

Dutput: Write to display from \$a0

Processor waiting for I/O called "Polling"

Performance: Cost of Polling?

 Assume for a processor with a **1 GHz clock**, it takes **400 clock cycles for a polling operation** (call polling routine, accessing the device, and returning). Determine % of processor time for polling.

% of processor time for polling

- Mouse Polling
	- In clocks/sec : **30** [polls/sec] * **400** [clocks/poll] = **12000** clocks/sec
	- % Processor for polling:
		- 12*10³ (clocks/sec) / 1*10⁹ [clocks/sec] = **0.0012%**

⇒Polling mouse little impact on processor

- Hard Disk Polling
	- Polling frequency (polls/sec) = 16 [MB/s] / 16 [Bytes/poll] = $1M$ polls/sec
	- In clocks/sec: $1M * 400 = 400,000,000$ clocks/sec
	- % Processor for polling: $40*10⁷/1*10⁹ = 40%$
	- ⇒ At 40% processor time cost? Definitely **NOT** acceptable!

What is the alternative to polling?

- Wasteful to have processor spend most of its time "spinwaiting" for I/O to be ready
	- Wish we could have an unplanned (un-programmed) procedure call that would be invoked only when I/O device is ready…
- Use exception mechanism (as in arithmetic overflow)!
	- **Example 11 interrupt program when I/O ready,**
	- **FRET 10 FRETHER THE MODE WITH data transfer**
- An I/O interrupt is just like the exceptions except:
	- **Nore information needs to be transferred**
	- An I/O interrupt is asynchronous with respect to instruction execution
	- It does not prevent any instruction from completion
		- Pick convenient point to take an interrupt, let the current instruction complete

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 15

Interrupt-Driven I/O

Benefit of Interrupt-Driven I/O

- 500 clock cycle overhead for each transfer, including interrupt. Find the % of processor consumed if the hard disk is only active 5% of the time.
- Interrupt rate \lceil = Polling rate
	- Disk Interrupts/sec = 8 MB/s $/16B$ = 500K interrupts/sec
	- Disk Polling Clocks/sec = $500K * 500 = 250,000,000$ clocks/sec
	- \bullet % Processor for during transfer: 250*10⁶/500*10⁶= 50%
- Disk active 5% \Rightarrow 5% $*$ 50% \Rightarrow 2.5% busy

Support For I/O Interrupt

- Save the PC (Program Counter) for return
	- **But where?**
- **Notal** Where go when interrupt occurs?
	- MIPS defines location: 0x80000180 (used to be 0x80000080)
- Determine the cause of interrupt?
	- MIPS has Cause Register, 4-bit field (bits 5 to 2) gives cause of exception
- **IDENTIFY I/O device which caused exception?**
	- Convey the identity of the device generating the interrupt
- How to avoid interrupts during the interrupt routine?
	- What if more important interrupt occurs while servicing this interrupt?
- Who keeps track of status of all the devices, handle errors, know where to put/supply the I/O data?

Hardware support For I/O Interrupt

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 19

Instruction Set Support for I/O Interrupt [Coprocessor 0 Interface]

- Portion of MIPS architecture for interrupts called "**coprocessor 0**"
- **Coprocessor 0** Registers:

- Coprocessor 0 Instructions
	- Data transfer: **lwc0, swc0** [c0::reg ---- mem]
	- Move: (from) **mfc0**, (to) **mtc0** [reg ---- c0::reg]
- **A** few examples: lwc0 \$8, 0(\$a0)
	- mfc0 $$k0$, $$14$ # $$k0 \leftarrow c0$:: $$14$, move contents of EPC to register $$k0$
	- mtc0 $$0, $13 \# $0 \to c0::$13, clears cause register (c0::$13 gets 0).$
- For more see lab 10: exception handler code, and additional notes.

OS Support For I/O Interrupt

OS - I/O Communication Requirements

- The OS must be able to prevent:
	- The user program from communicating with the I/O device directly, rather through controller interface
	- If user programs could perform I/O directly, no protection to the shared I/O resources
- 3 types of communication are required:
	- The OS must be able to give commands to the I/O devices
	- The I/O device must be able to notify OS when the I/O device has completed an operation or an error occurred
	- Data must be transferred between memory and I/O device

Handling a Single Interrupt

- Turn off interrupts during interrupt routine
	- IE bit in \$12 determines whether or not interrupts enabled:
		- Interrupt Enable bit (**IE**) $(0 \Rightarrow \text{off}, 1 \Rightarrow \text{on})$
- **Prevent user program from turning off interrupts**
	- KU bit determines whether in User mode or OS (Kernel) mode:
		- **Kernel/User bit (KU) (0** \Rightarrow **kernel, 1** \Rightarrow **user)**

(described later) $\vert \vert$ **KU IE** Status Register \$12

Put ExcCode into bits 2 to 5 of Cause \$13

(described later) | ExcCode | Cause Register \$13

- Copy PC into EPC (\$14); PC is set to 0x80000180
- Checks ExcCode in \$13 and jumps to portion of interrupt handler which handles the current exception
- When the interrupt is handled, call instruction **eret**/**rfe** to return.

Normal Run

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 23

Interrupt Routine

Computer Organisation COMP2008, Jamie Yang: [j.yang@westernsydney.edu.au](mailto:j.yang@uws.edu.au) 24

Example Interrupt Routine

\blacksquare Place at 0x80000180

 $ktext 0x80000180$ $mfc0$ \$ $k0,$ \$13 $mfc0$ $$k1, 14

\$13 is Cause req # \$14 is EPC req

■ Exception field is bits 5 to 2; 0000 \Rightarrow I/O

andi $$k0, $k0, 0x003c$ # select $5-2$ bne \$k0, \$zero, OtherException

• Read byte

 sw $$ra, save0 ($0)$ # save old \$31 jal ReadandStoreByte lw \$ra, save $0(50)$ # restore \$31 ir \$k1

Interrupt Routine Overview I

- Handler always at address 0x80000180 in kernel memory
	- Use the .ktext 0x80000180 and .kdata directives
- **Nust save and later restore all registers used**
	- \$v0, \$a0, \$ra, Cause and EPC register
	- Including \$at use **.set noat** to suppress SPIM's errors
	- Can temporarily spill registers to .kdata, or move to \$k0 and \$k1 (used freely); Should not use stack – may point to invalid memory
- Parse exception code field from Cause register, and **jal** via jump table to appropriate routine based on ExpCode field in Cause (I/O interrupt, System call, Arithmetic Overflow)
	- **Mmaintaining a jump table**
- **Restore saved registers; return control to the user program with eret** (for MIPS32) or **rfe** (for MIPS-I (R2000))
	- **Jumps to EPC, and resets Exception level in Status**

Multiple Interrupts

- Problem: what if we're handling an Overflow interrupt and an I/O interrupt comes in?
- **Department** options:
	- drop any conflicting interrupts: unrealistic, they may be important
	- simultaneously handle multiple interrupts: unrealistic, may not be able to synchronize them
	- queue them for later handling: sounds good
- **Problem: how to handle them in order of urgency?**
- **Depending Department**
	- We need to categorize and prioritize interrupts some interrupts have higher level of priority

Prioritizing Interrupts

- Interrupt Priority Levels in MIPS
- MIPS architecture enables **5** levels of HW priorities and **3** levels of SW priorities, from highest level to lowest level (8 IPLs):
	- Bus error
	- …
	- Illegal Instruction/Address trap
	- High priority I/O Interrupt (fast response)
	- **Low priority I/O Interrupt (slow response)** (these are the levels of interest now)
- **Interrupt Levels in MIPS also differ by applications**
	- It depends what the MIPS chip is inside of:
	- PalmPC, Sony Playstation 3, PSP, HP LaserJet printer, etc.

MIPS Handling Prioritised Interrupts

- Processor always executing at one IPL
	- Interrupt handlers and device drivers pick IPL to run at, this gives faster response for some interrupts
- **Crisp cases**
	- If processor runs at **lowest** IPL level: any interrupt accepted
	- If processor runs at **highest** IPL level: all interrupts ignored
- Soft cases
	- If processor runs at some IPL level: an interrupt accepted only if $IE==1$ and Interrupt Mask (\mathbf{IM}) bit $== 1$ for its level (that no higher priority interrupts.)
	- If an interrupt occurs when Mask bit is off: don't ignore, but pending. Cause register has a field - Pending Interrupts (**PI**) bits (bits 15:11) for each of the 5 HW interrupt levels - corresponding bit becomes 1 when an interrupt at its level has occurred but was not yet serviced.
	- Interrupt routine checks **IM** ANDed with **PI** to decide what to service next.

Status Register \$12

Cause Register \$13

MIPS Handling Prioritised Interrupts

 To support **interrupts of interrupts** (Reentrant Interrupt Routine) , there are **3** deep stack in Status for IE,KU bits:

Old (5:4) - Previous (3:2) - Current (1:0)

- **Problem: When an interrupt comes in, EPC and Cause get** overwritten immediately by hardware. Avoid information lost?
- Options: Modify interrupt handler. When next interrupt comes in:
	- disable interrupts (in Status Register)
	- save EPC, Cause, Status and Priority Level on Exception Stack
	- determine whether new one preempts old one
		- **if no, re-enable interrupts and continue with old one**
		- if yes, may have to save state for the old one, then re-enable interrupts, then handle new one

Interrupt Routine Overview II

- Handler always at address 0x80000180 in kernel memory
	- Use the .ktext 0x80000180 and .kdata directives
- Get EPC and Cause Register and Save EPC, CR, \$ra
	- **no.** and some general registers in memory for use in interrupt routine
- If I/O, Cause Register PI field ANDed to Status Register IM field to find unmasked interrupts (maybe several); pick the highest
- Change IM of Status Register to inhibit current level and lower priority interrupts
- Change Current IE of Status Register to enable interrupts
	- only higher priority interrupts will get through
- **Jump to appropriate interrupt routine (using jump table)**
- On Return, restore saved registers, return control to the user program with **eret** / **rfe**
	- **Jumps to EPC, and resets Exception level in Status**

Revision and quiz

 Device registers are a good abstraction to represent devices in memory-mapped I/O organisation:

1) True 2) False

- Why I/O Polling is less efficient than I/O Interrupt?
- What do the following instructions preform respectively? mfc0 \$k0, \$14 # mtc0 \$0, \$13 #
- For more see lab 10: exception handler code, and additional notes.

Recommended readings

PH6 & PH5: instead of putting I/O together into a single chapter, it has the I/O related contents spread throughout the book

PH6: §4.10: Exceptions (not as detailed as in PH4, so also refer to HP_AppA.pdf -> §A.7) PH5: §4.9, P325- P327: Exceptions (not as detailed as in PH4, so also refer to HP_AppA.pdf -> §A.7)

PH4: §6.6, P586: Interfacing I/O

HP_AppA.pdf -> §A.7 (A-33 to A-38): Exceptions & Interrupts

HP_AppA.pdf -> §A.8 (A-38 to A-40): I/O

Text readings are listed in Teaching Schedule and Learning Guide

en en de la partie de la partie
La partie de la par

PH6 (PH5 & PH4 also suitable): check whether eBook available on library site

PH6: companion materials (e.g. online sections for further readings)

[https://www.elsevier.com/books-and](https://www.elsevier.com/books-and-journals/book-companion/9780128201091)journals/bookcompanion/9780128201091

PH5: companion materials (e.g. online sections for further readings) [http://booksite.elsevier.com/978012407](http://booksite.elsevier.com/9780124077263/?ISBN=9780124077263) 7263/?ISBN=9780124077263