





pseudoinstruction translate into more

than 1 common instr.

74

e.g. 1w \$t0, 32(\$s3)

or lw \$t0, labelx

pseudoinstruction





- the simplest addressing is in jump instruction j Label # Next instruction is at Label
- such instruction use another format: J-type

ор		address			
6 bits	;	26 bits			
but requir	address ed by th	field is still only ne address (e.g.	y 26 l Loop	oits, not 32 l p address) ,	oits what
00?	Loop:	add \$t1, \$s3, 	\$s3	#	
		lw \$t0, 0(\$t1)		#	
		bne \$t0, \$s5,	Exit	#	
		add \$s3, \$s3,	\$s4	#	
		i Loop		#	



to

25

26

27

28



ation COMP2008, Jamie Yang: <u>j.yang@w</u>





- use Program Counter (PC)
- we can branch within 2¹⁵ words either way from the current instruction (not 2¹⁶, leaving one bit for direction)
- this is called PC-relative addressing: const(PC)
- MIPS uses the address of the next instruction, PC + 4^L
 by the time when address is calculated PC has been already incremented



Computer Organisation COMP2008, Jamie Yang: j.yang@westernsydney.edu

Word

30

] 🔅





uter Organisation COMP2008

Revision: Memory access

Given var: .word 32
Which of the following is to load the address of var to register \$s1?
1) la \$s1, var 2) lw \$s1, var 3) li \$s1, var

- Given arr: .word 0, 0, 0, 0, 0, 0, 0, 0, 6, 3, 2
 Which of the following is the correct algebra to calculate the address of arr[i]?
 1) arr+4*i
 2) arr+4+i
 3) (arr+i)*4
- Given arr: .word 0, 0, 0, 0, 0, 0, 0, 6, 3, 2 and assume array base and index are in registers \$a0 and \$t0. Is the following code legal in syntax?

add \$t1,\$t0,\$t0 add \$t1,\$t1,\$t1 lw \$t2, \$t1(\$a0)

Computer Organisation COMP2008, Jamie Yang: j.vang@westernsydney.edu.au

Recommended readings

 General Data
 UnitOutline | LearningSuide | Teaching Schedule | Alening Assessments *
 |

 Extra Materials
 asci_chart.adf | bias, representation.adf | HP_ApaAbdH+astruction decoding.adf | masking help.adf | PCSpim.adf |

 PCSpim Portable Version | Ubrary materials
 asci_chart.adf | bias, representation.adf | HP_ApaAbdH+astruction decoding.adf |

PH6, §2.3, P72: immediate operands; making the common case fast PH5, §2.3, P72: immediate operands; making the common case fast PH4, §2.3, P86: immediate operands; 3rd Principle of hardware design

PH6, §2:10, P118: Addressing mode in MIPS PH5, §2:10, P111: Addressing mode in MIPS PH4, §2:10, P128: Addressing mode in MIPS

PH6, §2 10, P125-P127. Instruction decoding and Instruction Formats PH5, §2 10, P118-P120. Instruction decoding and Instruction Formats PH4, §2 10, P134-P136: Instruction decoding and Instruction Formats Also refer to "Instruction decoding pdf" on VUWS

PH6, §2.14, P147: Traversing arrays – index vs pointer PH5, §2.14, P141: Traversing arrays – index vs pointer PH4, §2.14, P157: Traversing arrays – index vs pointer

HP_AppA.pdf -> A-43 (PH6, PH5) or P-43 (PH4) pack characters Also refer to "ascii_chart.pdf" on vUWS

HP_AppA.pdf -> A-48 (PH6, PH5) or P-48 (PH4) explains directive .asciiz

Text readings are listed in Teaching Schedule and Learning Guide

33

34

PH6 (PH5 & PH4 also suitable): check whether eBook available on library site

PH6: companion materials (e.g. online sections for further readings) https://www.elsevier.com/books-and-journals/book-

ompanion/9780128201091

PH5: companion materials (e.g. online sections for further readings) http://booksite.elsevier.com/978012407 7263/?ISBN=9780124077263

Computer Organisation COMP2008, Jamie Yang: i.yang@westernsydney.edu.au

ASCII TABLE See ascii_chart.pdf on vUWS CHAR DEC DEC HEX CHAR DEC HEX HEX CHAR DEC HEX CHAR 40 41 42 64 ^@ ^д ^в EOT ENQ ACK BEL BS HT LF 100 101 102 103 64 65 66 36 37 38 39 24 25 26 27 68 69 70 71 44 45 46 47 81 dP 40 d e f 4 5 6 04 05 06 ^D ^E ^G ^H ^J DEF 48 49 4B 4C 4D 4E 4F 68 69 6A 41 42 43 44 45 46 47 VT FF CR SO SI 6B 6C 6D 6E 6F ^K ^L ^M ^N ^0 107 108 109 110 111 76 77 78 79 12 13 14 15 L M N 0D 0E 0F 2D 2E 2F m ^P ^Q ^R DLE DC1 DC2 52 53 54 55 84 85 86 87 14 15 16 17 ^T ^U ^V ^W DC4 NAK SYN ETB 34 35 36 37 54 55 56 57 116 117 118 119 74 75 76 EM SUB ESC FS GS RS US 92 93 94 95 60 61 62 63 3C 3D 3E 3F 1D 1E 5D 5E 5F Computer Organisation COMP2008, Jamie Yang: j.yar 35 dney.edu.au