Lecture 2: MIPS

	SONGS ABOUT COMPUTER SCIENCE
Topics	<i>The MIPS Instruction Set</i> Written by Walter Chang To the tune of: The Major-General's Song http://www.cs.utexas.edu/users/walter/cs- songbook/instruction_set.html
	There's sh and sb and lbu and blez and jal and then sltu And of course there's and and add and srl and sub and things to do With the MIPS instructions I am very nimble on my feet And though I sing assembler but I am really not a geek
MIPS Assembly Language	There's addu, ori, slti, swr, and bgez and jalr too And loads of other fun instructions that were put in just for you
RISC: Principles of good design	The MIPS instruction set is very simple to be memorized Which will come in handy when you have your code to be optimized
R, I, J instruction formats	
Data access: Use registers; men	nory addressing

Data process: Arithmetic instructions

- Programming constructs: Controlling flow of instructions
 - branches, if statement, loops, switch statement

Language of the machine, RISC, CISC

- Language of the machine
 - Instructions
 - More primitive than statements in higher level languages
 - Very restrictive formats
 - Design goals are:
- RISC: Reduced Instruction Set Computer
 - all instructions are simple, the same length
- also known as load / store architecture
- Another architecture: CISC (Complex ...)
 - current example: Intel
- Is there a clear line distinguishing RISC and CISC?

Typical Operations (little change since 1960)

Data Movement	Load (from memory), Store (to memory) memory-to-memory move, register-to-register move input (from I/O device), output (to I/O device) push, pop (to/from stack)
Arithmetic	Add, Subtract, Multiply, Divide integer (binary + decimal) or FP
Shift	shift left/right (logical / arithmetic), rotate left/right
Logical	not, and, or, xor, set, clear
Control (J/Branch)	unconditional, conditional
Subroutine Linkage	call, return
Interrupt	trap, return
Synchronisation	test & set (atomic read-mod-write)
String	search, translate
Graphics	parallel subword ops (4 16bit add)

MIPS arithmetic

 All instructions have 3 operands with fixed order: destination first. Simpler hardware!

HP4 Section 2.2 P77-P80

Examples:

C assignment statement: a = b + c **Corresponding MIPS code:** add a,b,c

C assignment statement:	a = b + c + d + e
MIPS code:	add a,b,c #
	add a,a,d #
	add a,a,e #

1st principle of good design (more later, there are 4): Simplicity favours regularity

MIPS arithmetic

Simple statements

C code:	a = b + c + d; e = f - a;
MIPS code:	add a,b,c # add a,a,d # sub e,f,a #

A complex statement

C code:	f = (g + h)	- (i + j);
MIPS code:	add t0,g,h add t1,i,j sub f,t0,t1	# temp regs? # #

Registers as operands

- In MIPS arithmetic instructions operands must be registers
 - MIPS: 32 registers, each 32-bit wide, 32 bits is a word
- A complex statement again PROPERLY coded:

	، ۱٫
MIPS code: add \$t0,\$s1,\$s2 # add \$t1,\$s3,\$s4 # sub \$s0 \$t0 \$t1 #	

- Compiler associates variables with registers
 - Iots of variables more registers?

2nd principle of good design: Smaller is faster

Use immediate values – part 1/2

<pre># program to calculate ? =</pre>	= (5 - 20) - (13 +	3)
<pre># assumes: Numbers 5, -20</pre>	, 13, 3 are in regi	sters \$s1 through \$s4
.data		
.globl mess		
mess: .asciiz "\nThe val .text	ue of f is: " # st	ring to print
.globl main		
main:	<pre># main has to</pre>	be a global label
addu \$s7,\$0,\$ra	<pre># save the ret</pre>	urn address in \$s7
<pre># the actual calculations</pre>	follow: # initiali	sation and move
addi \$s1 \$0 5	$# 1mmediat \\ # $e1 <= 5$	e numbers to registers $\langle -1 \rangle = s_1 = 5 \cdot (C - 1) k_0$
addi \$s2,\$0,-20	# \$s2 <= -20	<=> s2=-20;
addi \$s3,\$0,13	# \$s3 <= 13	<=> s3=13;
addi \$s4,\$0,3	# \$s4 <= 3	<=> s4=3;
add \$t0,\$s1,\$s2	# 5 – 20	<=> t0=s1+s2;
add \$t1,\$s3,\$s4	# 13 + 3	<=> t1=s3+s4;
sub \$s0,\$t0,\$t1	# ? = (5 - 20)	- (13 + 3)
	# <=> s0=(s1	+s2)-(s3+s4);

Use immediate values – part 2/2

li \$v0,4	# F	IP_	_7	<i>\</i> p	pA	·P	df	Page	44	or	Ap	pendix B	in HP4
la \$a0,mess	# .	•	•					Service	Sj	stem call	code	Arguments	Result
• •								print_int		1		\$a0 = integer	
svscall	# .							print_float	t	2		\$f12 = float	
								print_doub	le	3		\$f12 = double	
1 + 5 + 0 = 1	#							print_strim	ng	4		\$a0 = string	
TT QVO'T	π		•	•				read_int		5			integer (in \$v0)
	ш							read_float		6			float (in \$f0)
add \$a0,\$0,\$SU	₩ .	•	•	•				read_double	e	7			double (in \$f0)
								read_string	g	8		<pre>\$a0 = buffer, \$a1 = length</pre>	
syscall								sbrk		9		\$a0 = amount	address (in \$v0)
								exit		10			
#Usual stuff at the end	d o	f	- + -'	he	ית ב	ıa i	n	print_char		11		\$a0 = char	
addu \$ra,\$0,\$s7	' # #	r r	es et	st	or	e t	the ot	retu he ma	rn in	add	lre	ss am	()

Use simple variables (see lab code) – part 1/2

```
\# program to calculate f = (g + h) - (i + j)
# assumes: variables f through j are in registers $s0 through $s4
        .data
        .globl mess
        .asciiz "\nThe value of f is: " # string to print
mess:
                                # f = 0
   f:
       .word 0
   q: .word 5
                                # simple/single variables
   h: .word -20
                                # similar usage also as in lab 4 code
   i: .word 13
                                # simplemem.s
   j: .word 3
                     Caution: Avoid using j as variable in MIPS code as it may cause
        .text
                     an error due to naming conflict with the jump instruction j.
        .qlobl main
main:
                                # main has to be a global label
        addu $s7,$0,$ra
                                # save the return address in $s7
# the actual calculations follow:
        lw $s1,q
                                # $s1 <= q = 5;
                                # $s2 <= h = -20;
        lw $s2,h
                                # $s3 <= i = 13;
        lw $s3,i
        lw $s4,j
                                # $s4 <= j = 3;
```

Use simple variables (see lab code) – part 1/2

```
add $t0,$s1,$s2 # q + h
                      # ???
      add $t1,$s3,$s4
      sub $s0,$t0,$t1
                          # ???
      li $v0,4  # HP AppA.pdf Page 44 or Appendix B in HP4
      la $a0,mess # . . .
                # . . .
      syscall
      li $v0,1 # . . .
      add $a0,$0,$s0 # . . .
      syscall
#Usual stuff at the end of the main
      addu $ra,$0,$s7 # restore the return address
      jr $ra
                     # return to the main program
```

MIPS data transfer

- Registers are adequate for immediate numbers and simple variables
- MIPS instructions to move data between registers and memory:



Complex data structures - Array in memory

- Registers are adequate for numbers or simple variables
- Arrays may have more elements than registers available
- Example (A[...] in memory):

C code:



q = h + A[8];



Iw and sw Array element

g = h + A[8];

HP4 Section 2.2 P83-P85

Example (result in register, lw):

C code: MIPS code:

lw \$t0,32(\$s3) #how to declare an array?
add \$s1,\$s2,\$t0 #



lw and sw

Example (result in register, lw):

C code: MIPS code:

A[12] = g;

lw \$t0,32(\$s3) #
add \$s1,\$s2,\$t0 #
sw \$s1,48(\$s3) #



g = h + A[8] $\downarrow \qquad \downarrow \qquad \qquad \downarrow \$s3:=A$ $\$s1 \ \$s2 \ \$t0$

Using array index

• Example:

C code:	g = h + A[i];	
MIPS code:	<pre># \$t1 := i the word</pre>	d index; calculate offset 4*i
	add \$t1,\$t1,\$t1	# \$t1 = i + i = 2i
	add \$t1,\$t1,\$t1	# \$t1 = 2i + 2i = 4i
		<pre># adding replaces mult</pre>
	# \$s3 := A the base	e address; calculate 4*i + A
	add \$t1,\$t1,\$s3	<pre># \$t1 = address of A[i]</pre>
	lw \$t0,0(\$t1)	# \$t0 gets A[i]
	# \$s2 := h	
	add \$s1,\$s2,\$t0	# g (reg \$s1) gets result
	lw \$t0, \$t	:1(\$s3) # ?? \$t1 + \$s3

Spilling registers

- Registers are faster than memory
 - smaller is faster
 - registers are faster to access and easier to use
- In RISC, data can only be operated on in registers !!!
- If more variables than registers: spilling registers
 - compiler must use registers efficiently for high performance

3rd principle of good design: Good design demands good compromises

Stored Program Concept

- Programs are stored in memory
 - Instructions are represented as numbers (consisting of bits)
 - to be read or written just like data



Section 2.5, P101, 4th Ed

Translating machine language

See HP4, P134 and *instruction decoding.pdf* on vUWS

- Instructions, like registers and words are 32-bit long
- Each instruction consists of fields
 - each field is represented as a number, and has a specific meaning
- For example:
 - add \$t0,\$s1,\$s2

0	17	18	8	0	32
---	----	----	---	---	----

- the first and the last field in combination specify "add"
- the second, third, and fourth field specify two source registers, and the destination register -- registers are represented as number between 0 and 31
- the fifth field is unused in this instruction

MIPS Register Convention

Important – keep a copy of this page!

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 (hardware)	n.a.
\$at	1	reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values(declared variables)	yes
\$t8 - \$t9	24-25	temporaries	no
\$k0, \$k1	26, 27	reserved for OS kernel	n.a.
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return address (hardware)	yes

Instruction Formats: R, I, J types

R-type Instruction format (R for Register)

ор	rs	rt	rd	shamt	funct
6 hits	5 bits	5 hits	5 hits	5 bits	6 hits

I-type Instruction format (I for Immediate)

ор	rs	rt	constant
6 bits	5 bits	5 bits	16 bits

J-type Instruction format (J for Jump)

ор	address			
6 bits	26 bits			



There will be many exercises. (or: additional, NON GRADED homework)

The exercises WILL help you to *better:* understand the material covered, prepare you for labs, prepare you for final exam.

Here is the first one:

Exercise example

Can you figure out the code? (C followed by MIPS)

```
swap(int v[], int k)
C code:
              { int temp;
                temp = v[k];
                v[k] = v[k+1];
                v[k+1] = temp;
              }
MIPS code:
              swap:
                 add $t0,$a1,$a1 #
                 add $t0,$t0,$t0 # $t0 = 4k
                 add t0, a0, t0 = address of v[k]
                 lw $t1,0($t0) # $t1 = v[k]
                 1w \$s0,4(\$t0) \# \$s0 = v[k+1]
                 sw $s0,0($t0)  # v[k] = $s0
                 sw $t1,4($t0)
                                   \# v[k+1] = $t1
                 jr $ra
                                   # return
```

Controlling the flow of instructions

- **Decision making instructions**
 - alter the control flow (the "next" instruction)
 - distinguishes a computer from a simple calculator
- In a high level language *if* statement, *go to* statement
- In an assembly language *jumps*, conditional *branches*
- MIPS conditional branch instructions:

beq reg1, bne reg1,	reg2,L1 # bra reg2,L1 # bra	nch if equal nch if not e	Avoid using j as	
C code:	M	IPS code :		code as it may
if (i==j) go t	to L1; be	q \$s3,\$s4,L1	#	cause an error
f = g + h;	ad	d \$s0,\$s1,\$s2	#	due to naming
L1: $f = f - i;$			#	conflict with the
	L1: su	\$s0,\$s0,\$s3	#	jump instruction

Ĵ.

Control Flow

• We have *beq*, *bne*, what about Branch-if-less-than?

blt \$s0,\$s1,Less # pseudoinstruction

New instruction "set on less than":

```
slt $t0,$s0,$s1
bne $t0,$zero,Less # reg 0 (=0)
```

If-then-else statement



LOOPS {condition checking, looping block, occurrence updating}

Simple loop:

```
C code (pseudo code): Loop: g = g + A[i];
                              i = i + j;
                              if ( i != h ) go to Loop
MIPS code:
    Loop: add $t1,$s3,$s3
                               # $t1 = 2i
           add $t1,$t1,$t1
                                # $t1 = 4i
           add $t1,$t1,$s5
                                # $t1 = address of A[i]
                                # $s5=array base address
           lw $t0,0($t1)
                                # $t0 = A[i]
           add $s1,$s1,$t0
                                # q = q + A[i]
           add $s3,$s3,$s4  # i = i + j
           bne $s3,$s2,Loop
                                # if i != h
                                # next instruction...
           ...
```

while loops

while loop	S:		Caution: Avoid using j
C code:	while (save[i] == i = i + j;	· k)	code as it may cause an error due to naming conflict with the jump instruction j .
MIPS code			
Loop:	add \$t1,\$s3,\$s3	# \$t	1 = 2i
	add \$t1,\$t1,\$t1	# \$t	1 = 4i
	add \$t1,\$t1,\$s5	# \$t	1 = address of save[i]
		# \$s	5=array base address
	lw \$t0,0(\$t1)	# \$t	0 <= save[i]
	bne \$t0,\$s2, Exit	# te	st condition, \$s2 has k
	add \$s3,\$s3,\$s4	# i	= i + j
	j Loop	# ke	ep looping
Exit:		# ne	xt instruction

Switch statement – home EXERCISE

```
switch (k) {
    case 0: f = i + j; break; /* k = 0 */
    case 1: f = g + h; break; /* k = 1 */
    case 2: f = g - h; break; /* k = 2 */
    case 3: f = i - j; break; /* k = 3 */
}
```

- Assume:
 - six variables f, g, h, i, j and k correspond to registers \$s0 through to \$s5;
 - register \$t2 contains a value 4
- we may code the switch statement as a chain of if-then-else
- another solution: a jump address table
 - a table of addresses of a series of instruction sequences (an array of addresses)
 - Assume \$t4 contains the address of the jump table
- we need an instruction to jump to an address contained in a register
 - "jump register" instruction: in MIPS: *jr register*

Switch in assembly language

```
bne $t3,$zero,Exit # exit
      slt $t3,$s5,$t2  # test if k<4</pre>
      beq $t3,$zero,Exit # exit if not
             \# 0 < k < 4, ie. 0, 1, 2 and 3
      add $t1,$s5,$s5
                         # $t1 = 2k
      add $t1,$t1,$t1 # $t1 = 4k
      add $t1,$t1,$t4  # $t1 = offset to jump table
      lw $t0,0($t1)  # $t0 = jump-table[k]
      jr $t0 # jump to appropriate case in the switch statement
L0:
      add $s0,$s3,$s4
                         # k=0, so f = i + j
      j Exit
                           # break
      add $s0,$s1,$s2
                           # k=1, so f = q + h
L1:
                           # break
      j Exit
L2:
      sub $s0,$s1,$s2
                          # k=0, so f = q - h
                           # break
      j Exit
L3:
      sub $s0,$s3,$s4
                           # k=0, so f = i - j
Exit:
                           # some instruction
       . . .
```



 Given the register and memory values in the tables below (with dummy data for easy calculation), work out the contents of registers in the instructions.

Register	Value	Μ
R1	12	1
R2	16	2
R3	20	2
R4	24	2

Memory Location	Value
16	20
20	12
24	16
28	24

lw R3, 12(R1) addi R2, R3, 12

ISA and MIPS implementation



MIPS





ASCII TABLE

See *ascii_chart.pdf* on vUWS

DEC	HEX	СН	AR	DEC	HEX	CHAR	DEC	HEX	CHAR	DEC	HEX	CHAR
0	00	^@	NUL	32	20	SPC	64	40	9	96	60	`
1	01	^A	SOH	33	21	1	65	41	A	97	61	a
2	02	^в	STX	34	22	"	66	42	в	98	62	b
3	03	^C	ETX	35	23	#	67	43	С	99	63	с
4	04	^D	EOT	36	24	Ş	68	44	D	100	64	d
5	05	^E	ENQ	37	25	÷	69	45	E	101	65	е
6	06	^F	ACK	38	26	&	70	46	F	102	66	f
7	07	^G	BEL	39	27	•	71	47	G	103	67	g
8	08	^H	BS	40	28	(72	48	н	104	68	h
9	09	^I	нт	41	29)	73	49	I	105	69	1 I
10	0A	^J	LF	42	2A	*	74	4A	J	106	6A	j
11	0B	^K	VT	43	2в	+	75	4B	ĸ	107	6B	k
12	0C	^L	FF	44	2C	,	76	4C	L	108	6C	1
13	0D	^M	CR	45	2D	-	77	4D	М	109	6D	m
14	0E	^N	so	46	2E		78	4E	N	110	6E	n
15	OF	^0	SI	47	2F	1	79	4 F	0	111	6F	0
16	10	^P	DLE	48	30	0	80	50	P	112	70	p
17	11	^Q	DC1	49	31	1	81	51	Q	113	71	a
18	12	^R	DC2	50	32	2	82	52	R	114	72	r
19	13	^s	DC3	51	33	3	83	53	s	115	73	s
20	14	^T	DC4	52	34	4	84	54	т	116	74	t
21	15	^U	NAK	53	35	5	85	55	υ	117	75	u
22	16	^v	SYN	54	36	6	86	56	v	118	76	v
23	17	^W	ETB	55	37	7	87	57	W	119	77	w
24	18	^X	CAN	56	38	8	88	58	х	120	78	х
25	19	^Y	EM	57	39	9	89	59	Y	121	79	У
26	1A	^z	SUB	58	ЗA	:	90	5A	Z	122	7A	z
27	1B	1^	ESC	59	3B	;	91	5B	[123	7B	{
28	1C	^\	FS	60	3C	<	92	5C	\mathbf{N}	124	7C	1
29	1D	^]	GS	61	ЗD	=	93	5D]	125	7D	}
30	1E	~~	RS	62	3E	>	94	5E	^	126	7E	~
31	1F	^_	US	63	ЗF	?	95	5F	_	127	7F	DEL

Recommended readings

General Data	UnitOutline LearningGuide Teaching Schedule Aligning Assessments 🍕					
Extra Materials	ascii_chart.pdf bias_representation.pdf HP_AppA.pdf instruction decoding.pdf masking help.pdf PCSpim.pdf					
	PCSpim Portable Version Library materials					
PH6, §2.2-§2.3, P69 PH5, §2.2-§2.3, P63 PH4, §2.2-§2.3, P78): Operations and Operands 3: Operations and Operands 3: Operations and Operands					
PH6, §2.2-§2.3, §2.3 PH5, §2.2-§2.3, §2.3 P65: Desig	5: 1 st -3rd Principle of hardware design 5: 1 st -3rd Principle of hardware design gn Principle 1	Text readings are listed in Teaching Schedule and Learning Guide				
P67: Desig P83: Desig PH4, §2.2-§2.3, §2.9	gn Principle 2 gn Principle 3 5, P79-P97: 1 st -4 th Principle of hardware design	PH6 (PH5 & PH4 also suitable): check whether eBook available on library site				
P79: Desig P81: Desig P86: Desig	gn Principle 1 gn Principle 2 gn Principle 3	PH6: companion materials (e.g. online sections for further readings)				
P97: Desig PH6, §2.5, P86: pay PH5, §2.5, P86: pay PH4, §2.5, P101: pay	gn Principle 4 attention to Stored-Program Concept attention to Stored-Program Concept y attention to Stored-Program Concept	https://www.elsevier.com/books-and- journals/book- companion/9780128201091				
PH6, §2.7, P96: Unc PH5, §2.7, P90-P96 PH4, §2.7, P105-P11 HP_AppA.pdf -> A	derstand basic control structures : Understand basic control structures 11: Understand basic control structures -21: Memory layout	PH5: companion materials (e.g. online sections for further readings) http://booksite.elsevier.com/978012407 7263/?ISBN=9780124077263				

HP_AppA.pdf-> A-44: System services